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Abstract. Prolonged 500 °C to 700 °C electrical testing data from 4H-SiC junction field effect transistor (JFET) integrated circuits (ICs) are combined with post-testing microscopic 
studies in order to gain more comprehensive understanding of the durability limits of the present version of NASA Glenn's extreme temperature microelectronics technology. The 
results of this study support the hypothesis that T ≥ 500 °C durability-limiting IC failure initiates with thermal-stress-related crack formation where dielectric passivation layers 
overcoat micron-scale vertical features including patterned metal traces. 
Previously, we reported multi-level interconnect 4H-SiC JFET ICs operating for 1000’s of hours at 500 °C [1,2] and briefly to 700 °C [2,3].
Below we present additional data from packaged integrated circuit oven-testing at 500 °C and 700 °C in room-air atmosphere.
500 °C: All circuits now tested to failure, which 
occurs prior to 7000 hours.
700 °C: NOR logic gate (left) and ring oscillators (right) [3].
Microscopic studies of multiple failed ICs evidence a common mechanism of IC failure (first proposed in [2], further supported below):
(1) Thermal-stress causes cracks to form in the dielectric, often above topology induced by edges of underlying metal interconnect features.
(2) Cracks enable atmospheric oxygen to reach and locally oxidize (optically discoloring) underying TaSi2 metal inteconnect.
(3) As local TaSi2 oxidation proceeds, interconnect local resistance increases leading to circuit degradation and failure.
Conclusions:
(1)   Durability of present-generation 4H-SiC JFET IC at 500 °C is 
between 1500 hours to 7000 hours.
(2)   Crack formation/propagation in dielectric film limits T ≥ 500 °C 
IC operating lifetime.
4H-SiC JFET logic ICs 
intrinsically function at 700 °C.
600 °C to 700 °C for accelerated stress 
testing of 500 °C ICs.
500 °C TLM study from [2].
Only the contact with a dielectric crack (#4) failed.
Most IC failures are consistent with large internal resistance increase (i.e., “open circuit”) mode of failure.
500 °C failed NOR 4 logic gate.
White arrows denote some of the dielectric cracks.
191.5 hours at 700 °C 
Far more extensive damage, including oxidized interconnect swelling.
Cross-sectional study of dielectric crack running along edge of TaSi2 
interconnect confirms oxidation and swelling of metal.
Energy Dispersive Spectroscopy 
elemental map confirming oxygen 
in swollen region of metal trace.
TaSi2
SiO2
SEM cross-section showing crack 
and swelling along edge of TaSi2 
trace after 700 °C.
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500 °C durable ring oscillators and op-amps.
Up to 24 transistor digital and analog demonstration ICs. 
Figure with caption from [1]
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